DL-Mirrors/kernel-tenderloin-3.0
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

msm_serial_hs_lite: set uart clock rate to zero after disabling clock

Browse Source 
Change-Id: Ib6413cae2ee32cd5e6c049f4a22ee24b808cb2fa
Signed-off-by: Mayank Rana <mrana@codeaurora.org>
This commit is contained in:
Mayank Rana
2012-01-11 21:35:00 +05:30
parent cf61df743a
commit 22e4b386af
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/tty/serial/msm_serial_hs_lite.c
View File

@@ -2,7 +2,7 @@
* drivers/serial/msm_serial.c - driver for msm7k serial device and console
*
* Copyright (C) 2007 Google, Inc.
* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.
* Copyright (c) 2010-2012, Code Aurora Forum. All rights reserved.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
@@ -1007,6 +1007,10 @@ static void msm_hsl_power(struct uart_port *port, unsigned int state,
break;
case 3:
clk_en(port, 0);
ret = clk_set_rate(msm_hsl_port->clk, 0);
if (ret)
pr_err("%s(): Error setting UART clock rate to zero.\n",
__func__);
break;
default:
pr_err("%s(): msm_serial_hsl: Unknown PM state %d\n",