Files
Mayank Rana 22e4b386af msm_serial_hs_lite: set uart clock rate to zero after disabling clock
Change-Id: Ib6413cae2ee32cd5e6c049f4a22ee24b808cb2fa
Signed-off-by: Mayank Rana <mrana@codeaurora.org>
2012-01-12 21:59:37 +05:30
..
2011-10-03 09:57:10 -07:00
2011-03-31 11:26:23 -03:00
2011-08-04 21:58:40 -07:00
2011-06-07 10:36:47 -07:00
2011-10-03 11:39:49 -07:00
2011-04-19 14:41:48 -07:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00