Files
kernel-tenderloin-3.0/drivers
Zhenyu Wang 4bfe6b6876 drm/i915: Fix and cleanup DPLL calculation for Ironlake
When the ideal error range can't be reached, this will safely use
a most closed one. Clean up some dumb codes in DPLL function too.

This fixes DPLL clock issue against one monitor at 1680x1050@60hz.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
2009-11-05 14:00:32 -08:00
..
2009-10-15 00:47:13 -04:00
2009-11-04 14:04:06 +01:00
2009-11-02 22:12:37 -08:00
2009-10-20 10:13:49 +03:00
2009-10-15 09:58:27 -06:00
2009-10-15 00:47:13 -04:00
2009-10-31 12:11:38 -07:00
2009-10-04 22:53:41 +02:00
2009-10-04 15:05:10 -07:00