aa8020cde3
The unified iomap of 7k and 8k is creating issues in idle power and suspend counts, so reverting the 8k and 7k unification and moving back to only 7x27a and 8x25 unification. Change-Id: If52d65c4608fb95e0197aa38113851780c6bf4fb Signed-off-by: Taniya Das <tdas@codeaurora.org>
147 lines
5.1 KiB
C
147 lines
5.1 KiB
C
/*
|
|
* Copyright (C) 2007 Google, Inc.
|
|
* Copyright (c) 2008-2012, Code Aurora Forum. All rights reserved.
|
|
* Author: Brian Swetland <swetland@google.com>
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*
|
|
* The MSM peripherals are spread all over across 768MB of physical
|
|
* space, which makes just having a simple IO_ADDRESS macro to slide
|
|
* them into the right virtual location rough. Instead, we will
|
|
* provide a master phys->virt mapping for peripherals here.
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MSM_IOMAP_H
|
|
#define __ASM_ARCH_MSM_IOMAP_H
|
|
|
|
#include <asm/sizes.h>
|
|
|
|
/* Physical base address and size of peripherals.
|
|
* Ordered by the virtual base addresses they will be mapped at.
|
|
*
|
|
* MSM_VIC_BASE must be an value that can be loaded via a "mov"
|
|
* instruction, otherwise entry-macro.S will not compile.
|
|
*
|
|
* If you add or remove entries here, you'll want to edit the
|
|
* msm_io_desc array in arch/arm/mach-msm/io.c to reflect your
|
|
* changes.
|
|
*
|
|
*/
|
|
|
|
#ifdef __ASSEMBLY__
|
|
#define IOMEM(x) x
|
|
#else
|
|
#define IOMEM(x) ((void __force __iomem *)(x))
|
|
#endif
|
|
|
|
#define MSM_DEBUG_UART_SIZE SZ_4K
|
|
|
|
#if defined(CONFIG_ARCH_MSM8960) || defined(CONFIG_ARCH_APQ8064) || \
|
|
defined(CONFIG_ARCH_MSM8930) || defined(CONFIG_ARCH_MSM9615) || \
|
|
defined(CONFIG_ARCH_MSMCOPPER)
|
|
|
|
/* Unified iomap */
|
|
|
|
#define MSM_TMR_BASE IOMEM(0xFA000000) /* 4K */
|
|
#define MSM_TMR0_BASE IOMEM(0xFA001000) /* 4K */
|
|
#define MSM_QGIC_DIST_BASE IOMEM(0xFA002000) /* 4K */
|
|
#define MSM_QGIC_CPU_BASE IOMEM(0xFA003000) /* 4K */
|
|
#define MSM_TCSR_BASE IOMEM(0xFA004000) /* 4K */
|
|
#define MSM_APCS_GCC_BASE IOMEM(0xFA006000) /* 4K */
|
|
#define MSM_SAW_L2_BASE IOMEM(0xFA007000) /* 4K */
|
|
#define MSM_SAW0_BASE IOMEM(0xFA008000) /* 4K */
|
|
#define MSM_SAW1_BASE IOMEM(0xFA009000) /* 4K */
|
|
#define MSM_IMEM_BASE IOMEM(0xFA00A000) /* 4K */
|
|
#define MSM_ACC0_BASE IOMEM(0xFA00B000) /* 4K */
|
|
#define MSM_ACC1_BASE IOMEM(0xFA00C000) /* 4K */
|
|
#define MSM_ACC2_BASE IOMEM(0xFA00D000) /* 4K */
|
|
#define MSM_ACC3_BASE IOMEM(0xFA00E000) /* 4K */
|
|
#define MSM_CLK_CTL_BASE IOMEM(0xFA010000) /* 16K */
|
|
#define MSM_MMSS_CLK_CTL_BASE IOMEM(0xFA014000) /* 4K */
|
|
#define MSM_LPASS_CLK_CTL_BASE IOMEM(0xFA015000) /* 4K */
|
|
#define MSM_HFPLL_BASE IOMEM(0xFA016000) /* 4K */
|
|
#define MSM_TLMM_BASE IOMEM(0xFA017000) /* 16K */
|
|
#define MSM_SHARED_RAM_BASE IOMEM(0xFA300000) /* 2M */
|
|
#define MSM_SIC_NON_SECURE_BASE IOMEM(0xFA600000) /* 64K */
|
|
#define MSM_HDMI_BASE IOMEM(0xFA800000) /* 4K */
|
|
#define MSM_RPM_BASE IOMEM(0xFA801000) /* 4K */
|
|
#define MSM_RPM_MPM_BASE IOMEM(0xFA802000) /* 4K */
|
|
#define MSM_QFPROM_BASE IOMEM(0xFA700000) /* 4K */
|
|
#define MSM_L2CC_BASE IOMEM(0xFA701000) /* 4K */
|
|
#define MSM_APCS_GLB_BASE IOMEM(0xFA702000) /* 4K */
|
|
#define MSM_SAW2_BASE IOMEM(0xFA703000) /* 4k */
|
|
#define MSM_SAW3_BASE IOMEM(0xFA704000) /* 4k */
|
|
|
|
#if defined(CONFIG_ARCH_MSM9615)
|
|
#define MSM_SHARED_RAM_SIZE SZ_1M
|
|
#else
|
|
#define MSM_SHARED_RAM_SIZE SZ_2M
|
|
#endif
|
|
|
|
#include "msm_iomap-8960.h"
|
|
#include "msm_iomap-8930.h"
|
|
#include "msm_iomap-8064.h"
|
|
#include "msm_iomap-9615.h"
|
|
#include "msm_iomap-copper.h"
|
|
|
|
#else
|
|
/* Legacy single-target iomap */
|
|
|
|
#if defined(CONFIG_ARCH_MSM7X30)
|
|
#include "msm_iomap-7x30.h"
|
|
#elif defined(CONFIG_ARCH_QSD8X50)
|
|
#include "msm_iomap-8x50.h"
|
|
#elif defined(CONFIG_ARCH_MSM8X60)
|
|
#include "msm_iomap-8x60.h"
|
|
#elif defined(CONFIG_ARCH_FSM9XXX)
|
|
#include "msm_iomap-fsm9xxx.h"
|
|
#else
|
|
#define MSM_VIC_BASE IOMEM(0xFA000000) /* 4K */
|
|
#define MSM_CSR_BASE IOMEM(0xFA001000) /* 4K */
|
|
#define MSM_TMR_BASE MSM_CSR_BASE /* 4K */
|
|
#define MSM_TMR0_BASE IOMEM(0xFA002000) /* 4K */
|
|
#define MSM_GPIO1_BASE IOMEM(0xFA003000) /* 4K */
|
|
#define MSM_GPIO2_BASE IOMEM(0xFA004000) /* 4K */
|
|
#define MSM_CLK_CTL_BASE IOMEM(0xFA005000) /* 4K */
|
|
#define MSM_L2CC_BASE IOMEM(0xFA006000) /* 4K */
|
|
#define MSM_QGIC_DIST_BASE IOMEM(0xFA007000) /* 4K */
|
|
#define MSM_QGIC_CPU_BASE IOMEM(0xFA008000) /* 4K */
|
|
#define MSM_SCU_BASE IOMEM(0xFA009000) /* 4K */
|
|
#define MSM_SPM0_BASE IOMEM(0xFA00A000) /* 4K */
|
|
#define MSM_SPM1_BASE IOMEM(0xFA00B000) /* 4K */
|
|
#define MSM_CFG_CTL_BASE IOMEM(0xFA00C000) /* 4K */
|
|
#define MSM_SHARED_RAM_BASE IOMEM(0xFA100000) /* 4K */
|
|
#define MSM_MDC_BASE IOMEM(0xFA200000) /* 4K */
|
|
#define MSM_AD5_BASE IOMEM(0xFA300000) /* 4K */
|
|
#define MSM_STRONGLY_ORDERED_PAGE 0xFA0F0000
|
|
#define MSM8625_SECONDARY_PHYS 0x0FE00000
|
|
#define MSM_SHARED_RAM_SIZE SZ_1M
|
|
|
|
#include "msm_iomap-7xxx.h"
|
|
#include "msm_iomap-8625.h"
|
|
#endif
|
|
|
|
#if defined(CONFIG_DEBUG_MSM_UART1)
|
|
#define MSM_DEBUG_UART_BASE 0xFB000000
|
|
#define MSM_DEBUG_UART_PHYS MSM_UART1_PHYS
|
|
#elif defined(CONFIG_DEBUG_MSM_UART2)
|
|
#define MSM_DEBUG_UART_BASE 0xFB000000
|
|
#define MSM_DEBUG_UART_PHYS MSM_UART2_PHYS
|
|
#elif defined(CONFIG_DEBUG_MSM_UART3)
|
|
#define MSM_DEBUG_UART_BASE 0xFB000000
|
|
#define MSM_DEBUG_UART_PHYS MSM_UART3_PHYS
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#endif
|