Files
kernel-tenderloin-3.0/include/linux
Russell King c8ebae3703 ARM: mmci: add dmaengine-based DMA support
Based on a patch from Linus Walleij.

Add dmaengine based support for DMA to the MMCI driver, using the
Primecell DMA engine interface.  The changes over Linus' driver are:

- rename txsize_threshold to dmasize_threshold, as this reflects the
  purpose more.
- use 'mmci_dma_' as the function prefix rather than 'dma_mmci_'.
- clean up requesting of dma channels.
- don't release a single channel twice when it's shared between tx and rx.
- get rid of 'dma_enable' bool - instead check whether the channel is NULL.
- detect incomplete DMA at the end of a transfer.  Some DMA controllers
  (eg, PL08x) are unable to be configured for scatter DMA and also listen
  to all four DMA request signals [BREQ,SREQ,LBREQ,LSREQ] from the MMCI.
  They can do one or other but not both.  As MMCI uses LBREQ/LSREQ for the
  final burst/words, PL08x does not transfer the last few words.
- map and unmap DMA buffers using the DMA engine struct device, not the
  MMCI struct device - the DMA engine is doing the DMA transfer, not us.
- avoid double-unmapping of the DMA buffers on MMCI data errors.
- don't check for negative values from the dmaengine tx submission
  function - Dan says this must never fail.
- use new dmaengine helper functions rather than using the ugly function
  pointers directly.
- allow DMA code to be fully optimized away using dma_inprogress() which
  is defined to constant 0 if DMA engine support is disabled.
- request maximum segment size from the DMA engine struct device and
  set this appropriately.
- removed checking of buffer alignment - the DMA engine should deal with
  its own restrictions on buffer alignment, not the individual DMA engine
  users.
- removed setting DMAREQCTL - this confuses some DMA controllers as it
  causes LBREQ to be asserted for the last seven transfers, rather than
  six SREQ and one LSREQ.
- removed burst setting - the DMA controller should not burst past the
  transfer size required to complete the DMA operation.

Tested-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2011-02-04 13:25:49 +00:00
..
2011-01-20 18:30:17 -08:00
2010-10-15 21:18:59 +02:00
2011-01-20 18:30:17 -08:00
2010-11-23 20:14:46 +00:00
2011-01-10 08:51:44 -08:00
2011-01-15 20:07:45 -05:00
2011-01-13 08:03:12 -08:00
2010-11-10 14:54:09 +01:00
2010-11-10 14:54:09 +01:00
2010-12-13 16:11:13 -08:00
2010-10-25 21:18:20 -04:00
2010-11-29 08:35:12 +11:00
2010-12-16 17:53:38 +01:00
2010-11-01 15:38:34 -04:00
2010-10-25 08:02:40 -07:00
2011-01-10 08:51:44 -08:00
2010-10-22 15:55:22 +02:00
2010-10-21 14:47:59 +02:00
2011-01-12 20:16:43 -05:00
2011-01-17 03:26:26 -05:00
2010-12-08 10:30:34 -08:00
2011-01-10 08:51:44 -08:00
2011-01-07 17:50:27 +11:00
2011-01-07 17:50:23 +11:00
2010-12-07 20:16:56 +01:00
2011-01-24 14:45:11 +10:30
2010-10-25 14:11:37 -07:00
2011-01-10 07:38:53 -08:00
2010-10-12 16:53:37 +02:00
2010-11-15 22:40:38 +01:00
2011-01-10 22:11:23 +01:00
2010-11-16 10:58:30 -08:00
2010-09-21 18:04:47 -07:00
2010-10-26 16:52:08 -07:00
2010-11-24 11:16:42 -08:00
2011-01-21 11:55:31 +01:00
2010-10-07 14:08:55 +01:00
2010-12-09 20:17:07 -08:00
2010-10-22 15:34:12 -05:00
2011-01-13 17:32:31 -08:00
2011-01-24 14:45:11 +10:30
2011-01-13 17:32:47 -08:00
2011-01-24 14:45:11 +10:30
2010-12-22 10:27:53 +01:00
2010-11-12 07:55:32 -08:00
2011-01-14 13:12:45 +00:00
2010-10-25 21:24:15 -04:00
2010-12-06 11:03:46 -08:00
2011-01-13 17:32:41 -08:00
2011-01-13 17:32:46 -08:00
2011-01-13 17:32:43 -08:00
2011-01-16 13:47:07 -05:00
2010-10-12 16:53:34 +02:00
2011-01-13 21:44:34 -08:00
2010-10-07 18:48:49 -04:00
2011-01-10 15:40:52 -05:00
2010-10-15 12:45:44 +02:00
2011-01-13 17:32:43 -08:00
2011-01-16 13:47:07 -05:00
2010-12-16 11:36:43 +01:00
2010-10-24 15:07:11 -07:00
2010-12-24 15:04:41 +01:00
2010-12-10 15:06:43 +01:00
2011-01-13 08:03:21 -08:00
2010-10-29 04:16:31 -04:00
2011-01-14 02:36:43 +00:00
2010-11-15 13:24:06 -05:00
2011-01-13 08:03:18 -08:00
2010-10-27 18:03:16 -07:00
2011-01-13 17:32:42 -08:00
2011-01-13 17:32:43 -08:00
2011-01-10 09:46:24 +11:00
2010-10-30 12:12:50 +02:00
2011-01-07 17:50:27 +11:00
2011-01-13 08:03:19 -08:00
2010-10-27 17:28:36 +01:00
2010-10-07 14:08:55 +01:00
2011-01-13 17:32:42 -08:00
2011-01-12 05:14:15 -05:00
2011-01-13 08:03:20 -08:00
2010-11-29 08:55:25 +11:00
2010-11-29 08:55:22 +11:00
2011-01-07 20:57:22 -05:00
2010-10-26 16:52:03 -07:00
2010-12-20 09:37:33 +01:00
2010-12-16 10:05:06 -08:00
2011-01-24 14:45:11 +10:30
2010-11-15 13:25:02 -05:00
2011-01-13 08:03:24 -08:00